برنامج تدريبي تقني(التصميم الرقمي) مدفوع الاجر في الضفة_غزة - فلسطين | سمارت إندكس

أخبار

الوظائف

تكنولوجيا المعلومات

برنامج تدريبي تقني(التصميم الرقمي) مدفوع الاجر في الضفة_غزة - فلسطين


تفاصيل الوظيفة

الشركة /GGateway التصنيف / تكنولوجيا المعلومات
الوظيفة /برنامج تدريبي تقني(التصميم الرقمي) مدفوع الاجر في الضفة_غزة - فلسطين رقم الوظيفة /8453
المسمى الوظيفي /برنامج تدريبي مدفوع الاجر في الضفة_غزة نوع الوظيفة /دوام كامل
الدرجة العلمية /البكالوريس الخبرة العملية /لديه خبرة
الراتب /N/A المدينة / فلسطين-غزة والضفة الغربية
اخر موعد للتقدم للوظيفة /21/12/2021 طريقة التقدم للوظيفة /عن طريق الرابط


 

Digital Design Training Program - Palestinian ICT Graduates (Gaza and West Bank)

GGateway, with Support from the IPSD, a Ministry of National Economy project, funded by the World Bank, works to contribute to the Gaza Strip’s economic growth by expanding business opportunities and professional capacity for youth and women, while its business and social impact objectives are two halves of a single solution.

Under the goal of providing training opportunities in areas of high market demand high specialized IT areas, and to uplift the overall quality of talents in the local market, GGateway intends to provide a paid technical training program in the area of Digital Design. The Digital Design Training targets 15 Hardware Engineers (e-workers/freelancers) to participate in a 6-week intensive technical training, to understand both the theoretical and practical ends of chip design; followed by opportunities for long-term employment for best achievers.

•Main Responsibilities:

-Openness and Willingness to learn the use of EDA tools used in chip design and verification.

-Commitment to the entire program and availability during all scheduled and on-demand hours as required by the program and to complete all assigned tasks

-When selected, the candidate will continue the program and join paid professional setting in which they will exercise and polish their learnt skills.

-Define Test plans.

-Test bench and infrastructure development using System Verilog and UVM.

-Find bugs and add new tests to enhance the verification capabilities.

-Enhance Coverage and prepare functional coverage reports

-Involved in gate level simulations

•Qualifications:

-ICT graduate with a Bachelor Degree in Computer/Electrical Engineering

-Knowledge of object oriented programming.

-Knowledge in hardware development such as Verilog HDL

-Attended Courses such as Digital Design, Advanced Digital, Data Structure and Embedded/Real Time Systems.

-Must be familiar with the Unix/Linux environment

-Solid English communication and writing skills

-Knowledge in scripting in Perl, shell, or python. - is a plus

-Familiarity with verification environments e.g. UVM, System Verilog is a plus.

Note: Qualified candidates from Gaza or West bank are welcome to Apply

For more details and if you find yourself eligible for the above conditions and ready to be fully committed, you can register through the link below: https://forms.gle/F2GeTfA3WeK9NfEz5

Deadline: Tuesday, December 21, 2021, 11:59 PM

 

 

الأوسمة

نسخ الرابط:

error: المحتوى محمي , لفتح الرابط في تاب جديد الرجاء الضغط عليه مع زر CTRL أو COMMAND